CFET integration advances at imec with a new backside contact module and dipole-middle gate stack, plus a double-flip sCFET architecture enabling 3T standard cells and a 5T+1 SRAM bitcell that cuts area 12.5%.
#SRAM #CFET #Chip
chippub.substack.com/p/03nm-chip-...